We have designed, fabricated, and tested a recongurable neural network chip (ANNA for Analog Neural Network ALU) that is optimized specically for locally connected, weight sharing networks and time delay neural networks (TDNN). The circuit contains 180; 000 transistors and is implemented in a 0:9 m CMOS technology on a 4:5 7 m m 2 die. The ANNA chip features 4096 synapses and up to 256 neurons with a programmable number of synapses of 16 to 256. Each synapse performs a 6 bit (weight) times 3 bit (state) multiplyaccumulate operation. The sustained speed for a network extracting 16 features of size 16 16 is 5 10 9 connections=s. To a c hieve this performance, analog circuit techniques are employed internally, while all input and output signals are digital in order to simplify system integration. The chip also contains dedicated hardware for the ecient e v aluation of networks with local receptive elds and shared weights. Learning is performed o-chip.
